3
1
Back

SOIC-8 Infineon PG-DSO 12 pin, exposed pad, thermal vias, http://www.ti.com/lit/ds/symlink/drv8870.pdf 20-Pin Thermally Enhanced Thin Shrink Small Outline (SO) - Wide, 7.50 mm Body [UQFN]; (see Microchip Packaging Specification 00000049BS.pdf TQFP, 100 Pin (http://www.microsemi.com/index.php?option=com_docman&task=doc_download&gid=131095), generated.

New Pull Request