3
1
Back

9x9 mm Body [DFN] (see Microchip Packaging Specification 00000049BS.pdf 48-Lead Thin Quad Flatpack No-Lead (LZ) - 2x3x0.9 mm Body [HTSSOP], with thermal vias in pads, 4 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xxx-dv-xx-xx-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-dv-footprint.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py QFN, 72 Pin (http://www.analog.com/media/en/technical-documentation/data-sheets/ADAU1452_1451_1450.pdf), generated with kicad-footprint-generator Hirose series connector, 505405-1470 (http://www.molex.com/pdm_docs/sd/5054050270_sd.pdf), generated with kicad-footprint-generator JST J2100 series connector, B6P-VH (http://www.jst-mfg.com/product/pdf/eng/eVH.pdf), generated with kicad-footprint-generator Net tie, 4 pin, 1.0mm round THT pads Net tie, 3 pin, 1.0mm round THT pads Net tie, 2 pin, 0.5mm square SMD pads Net tie, 3 pin, 0.5mm square SMD rectangular pad.

New Pull Request