Labels Milestones
Back// rows up from a base. 11 SPDT switches (many used as a full bridge rectifier; could use fewer caps that way Latest commits for file Fireball/Fireball.kicad_sch Added input resistor for sync; placed everything on PCB Added hard sync to schematic, laid out PCB with on-board components hard_sync traces added but maybe won't keep traces added but maybe won't keep Fireball/Fireball.kicad_prl | 8 pin connector, https://www.te.com/commerce/DocumentDelivery/DDEController?Action=showdoc&DocId=Customer+Drawing%7F215079%7FY1%7Fpdf%7FEnglish%7FENG_CD_215079_Y1.pdf%7F215079-4 connector TE-Connectivity Micro-MaTch female-on-board top-entry thru-hole 20 pin connector, https://www.te.com/commerce/DocumentDelivery/DDEController?Action=showdoc&DocId=Customer+Drawing%7F215079%7FY1%7Fpdf%7FEnglish%7FENG_CD_215079_Y1.pdf%7F215079-4 connector TE-Connectivity Micro-MaTch Vertical 2-215079-0 9-215079-20 TE-Connectivity Micro-MaTch Vertical 1-215079-4 8-215079-14 TE-Connectivity Micro-MaTch female-on-board top-entry thru-hole 6 pin 0.5mm Pitch (http://www.allegromicro.com/~/media/Files/Datasheets/ACS711-Datasheet.ashx Allegro Microsystems SIP-4, 1.27mm Pitch (http://www.allegromicro.com/~/media/Files/Datasheets/A1369-Datasheet.ashx Allegro Microsystems 12-Lead (10-Lead Populated) Quad Flat Pack, 3x3mm Body, 0.5mm Pitch, https://www.diodes.com/assets/Datasheets/AP22913.pdf WLCSP-4, 0.64x0.64mm, 4 Ball, 2x2 Layout, 0.35mm Pitch, https://www.st.com/resource/en/datasheet/stm32h7a3ai.pdf ST WLCSP-156, ST die ID 467, 3.09x3.15mm, 52 Ball, X-staggered 21x11 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32g051f8.pdf#page=102 ST WLCSP-25, ST die ID 467, 3.09x3.15mm, 52 Ball, X-staggered 13x8 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32l562ce.pdf ST WLCSP-90, ST die ID 495, 4.4x4.38mm, 100 Ball, 10x10 Layout, 0.55mm Pitch, https://www.dialog-semiconductor.com/sites/default/files/da1469x_datasheet_3v1.pdf#page=740 VFBGA-100, 10x10, 7x7mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32f446ze.pdf UFBGA-144, 12x12 raster, 7x7mm package, pitch 0.4mm; see section 7.1 of http://www.st.com/resource/en/datasheet/stm32f301r8.pdf WLCSP-49, 7x7 raster, 3.89x3.74mm package, pitch 0.65mm UFBGA-32, 6x6, 4x4mm package, pitch 0.5mm; see section 6.1 of http://www.st.com/resource/en/datasheet/stm32f103ze.pdf Lattice caBGA-381 footprint for ECP5 FPGAs, based on SIP7, http://power.murata.com/data/power/ncl/kdc_nma.pdf Isolated 1W or 2W Single Output SM DC/DC Converters 78sr3.3 78sr5 78sr9 78sr12 78srXX DCDC-Converter, RECOM, RECOM_R-78S-0.1, SIP-4, pitch 2.54mm, hole diameter 1.3mm, wire diameter 0.8mm wire loop as test Point, diameter 4.0mm Plated Hole as test Point, diameter 4.0mm Plated Hole as test point, pitch 2.54mm, size 15.7x6.2mm^2, drill diamater 1.3mm, pad diameter 2.5mm, see http://cdn-reichelt.de/documents/datenblatt/C151/RND_205-00012_DB_EN.pdf, script-generated using https://github.com/pointhi/kicad-footprint-generator/scripts/TerminalBlock_WAGO THT Terminal Block.
- 0.634335 0 facet normal 0.0827209.
- -3.669049e-001 9.063241e-001 facet normal -0.768414 -0.630746 0.108161.