3
1
Back

16 Not plated through holes are merged with plated holes unplated through holes: merged pull request 'More schematics' (#3) from schematic by Eeschema 5.1.9-73d0e3b20d~88~ubuntu20.04.1 Generated from schematic into main created pull request 'new_footprints' (#5) from new_footprints into main afea9d5a2cf23e2a33a2927086270d4d602f5a2b Final revision; added custom DRC as project file Add jlc constraints DRC; replace order number text Fireball/Fireball_panel.kicad_pcb | 3 | A1M | **Potentiometer, 16 mm vertical board.

New Pull Request