3
1
Back

Counter expects CLOCK to pass 1/2 of V+ (i.e. 6v) but many external clock sources cycle between 0v and 5v or even much less. - One SPST switch to disable the clock, and a notice placed by the use or inability to use the two clockwise-most pins, looking from below. Clock rate goes down when resistance goes up, opposite to expectation. Schematic fixes: - C1 is too small; need more than the Dailywell SPDT. | R31.

New Pull Request