3
1
Back

Lines ac58a9eaed checkpoint after roughing out middle PCB checkpoint after roughing out middle PCB Binary files /dev/null and b/3D Printing/Pot_Knobs/potentiometre_v3_1.5_merged.stl differ Binary files /dev/null and b/Panels/a_color_icon_of_a_flying_fireball.webp differ Binary files /dev/null and b/Schematics/Fireball_VCO.pdf differ b11a8d3187 Go to file traces added but maybe won't keep traces added but maybe won't keep Fireball/Fireball.kicad_prl | 75 .../Push_button_A-5050.kicad_mod | 13 ...6.3mm_D2.5mm_P10.16mm_Horizontal.kicad_mod | 39 .../ao_tht.pretty/Rotary_Switch.kicad_mod | 38 .../ao_tht.pretty/Wall_wart_A-4118.kicad_mod | 28 .../ao_tht.pretty/analogoutput.kicad_mod | 213 .../ao_tht.pretty/analogoutput_12mm.kicad_mod | 210 Hardware/PCB/precadsr/fp-lib-table | 1 | 10R | Resistor | | | R24, R26, R28 | 3 | 10uF | Polarized capacitor | Tayda | A-1531 or A-557 | synth_tools/Schematics/SynthMages.pretty/Micro SPDT (3 pin).kicad_mod Normal file View File 3D Printing/Pot_Knobs/repere_v3.stl create mode 100644 .gitmodules delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/TerminalBlock_Degson_DG301_1x03_P5.00mm_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alps_RK163_Single_Horizontal.kicad_mod delete mode 100644 Images/PXL_20210831_000949090.jpg create mode 100755 Panels/FireballSpell.png create mode 100644 Schematics/SynthMages.pretty/Perfboard_4x12.kicad_mod Binary files /dev/null and b/3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/UNSEEN SERVANT.png and /dev/null differ inkscape:export-filename="/home/rsholmes/Documents/Hobbies/Music/Instruments/Synths/Kassutronics/Precision ADSR/PrecADSRmod/Images/precadsr-panel.png" /> ON + inkscape:export-filename="/home/rsholmes/Documents/Hobbies/Music/Instruments/Synths/Kassutronics/Precision ADSR/PrecADSRmod/Images/precadsr-panel.png" /> ON + inkscape:export-filename="/home/rsholmes/Documents/Hobbies/Music/Instruments/Synths/Kassutronics/Precision ADSR/PrecADSRmod/Images/precadsr-panel.png" Binary files /dev/null and b/Panels/futura medium bt.ttf differ Latest commits for file Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod (grid_origin -1.27 106.172 (grid_origin 121.92 119.38 "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer B.Cu" "Notes": "Layer B.Paste" "Notes": "Layer B.Cu" "Notes": "Layer F.SilkS" "Notes": "Layer F.Mask" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 ; FORMAT={-:-/ absolute / inch / decimal} Schematics/schematic_bugs_v1.txt Normal file View File WARNING: There is a ceramic 104 power cap like C5, C6, C8, C9 | 4 .../precadsr_Gerbers/precadsr-Edge_Cuts.gbr | 4 .../PCB/precadsr_Gerbers/precadsr-B_Paste.gbr | 4 README.md | 1 .

New Pull Request