Labels Milestones
Back19:36:05 -08:00 main arrasta/README.md 0 lines From da12ac6a391c4e0a255051599bc84e0a4d865bde Mon Sep 17 00:00:00 2001 Subject: [PATCH] added the once through idea with commentary by Correcting changed filename in .prl Correcting changed filename in .prl gets jiggy with PCB trace layout created pull request 'More schematics' (#3) from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/1 Merge pull request 'new_footprints' (#5) from new_footprints into main Merge pull request 'More schematics' (#3) from schematic into main afea9d5a2cf23e2a33a2927086270d4d602f5a2b Final revision; added custom DRC as project file
New Pull Request