Labels Milestones
BackUpdates From 4675f71e05fc19d3608ee6e5061bbe79ae432fb7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add some perfboard sections, power headers, teardrops checkpoint before getting really weird with WireIt dd8c61c34f A couple more GND-stitch vias eb8580ef62 Undo converting GND to GND_JMP and fix everything that broke Finished PCB, passes all passable DRCs Show-stopping bugs needing bodges: Errant connection between R25 and R1, probably a result of switching to pcb-mounted panel components version Latest commits for file SR 1.pdf More SR1 notation 2cddc4d62d38c9e1b69839f92a19e7915eecbceb formatting caixa bits formatting caixa bits caixa_sr1.png | Bin 0 -> 110393 bytes Images/PXL_20210831_000949090.jpg | Bin 11692 -> 0 bytes Latest commits for file Fireball/Fireball.kicad_dru | 102 Fireball/Fireball.kicad_pro | 6 Kosmo_panel | 1 | AudioJack2_SwitchT | Audio Jack, 2 Poles (Mono / TS), Switched T Pole (Normalling)"/>
New Pull Request