3
1
Back

7.071103e-001 facet normal -9.449638e-01 -6.305657e-04 -3.271744e-01 facet normal -2.088466e-001 -3.673605e-001 9.063274e-001 vertex 8.317617e-001 5.515684e+000 2.494118e+001 facet normal -0.0819177 -0.0822333 -0.993241 facet normal -0.0926136 0.0631428 0.993698 facet normal -0.00709116 0.09928 0.995034 vertex 0.505698 7.98874 19.9508 facet normal 0.60884 0.184688 0.771495 facet normal -0.109882 -0.552272 -0.826391 vertex 0.4 -3.00952 6.59 vertex 2.53249 -1.69705 6.59 vertex -1.17054 -5.88471 6.59 vertex 5.54328 2.2961 6.59 vertex -5.54328 -2.2961 6.59 facet normal 0.88192 -0.468222 0.0546261 facet normal -0.956934 0.288348 0.0336403 facet normal -3.355548e-001 9.420207e-001 0.000000e+000 vertex -6.091613e+000 -3.606953e+000 9.983999e+000 vertex 7.086258e+000 3.645680e-001 1.747200e+001 facet normal -0.528266 0.643689 0.553714 vertex 5.64888 7.91125 3.26879 vertex 3.813 9.20539 2.94279 facet normal 0.0816197 -0.758952 0.646011 facet normal -0.116114 -0.00043693 0.993236 facet normal 0.0817724 -0.0814632 0.993316 vertex 4.13072 -4.97411 7.83604 facet normal -0.714682 0.5865 0.381114 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 3d279dd88c Finish schematic, add PDF' (#2) from schematic by Eeschema 5.1.9-73d0e3b20d~88~ubuntu20.04.1 Generated from schematic by Eeschema 5.1.9-73d0e3b20d~88~ubuntu20.04.1 Generated from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/2 Merge pull request 'More schematics' (#3) from schematic into main ... Finish schematic, add PDF | J6 | 1 | SW_Push.

New Pull Request