3
1
Back

2mm) 0.40mm pitch DDB Package; 10-Lead Plastic DFN (3mm x 2mm) (see Linear Technology DFN_6_05-08-1703.pdf 6-Lead Plastic Dual Flat, No Lead Package (MR) - 9x9x0.9 mm Body [DFN-S] (see Microchip Packaging Specification 00000049BS.pdf 8-Lead Plastic Dual Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [VSON] http://www.ti.com/lit/ds/symlink/csd87334q3d.pdf VSON, 10 Pin (https://pdfserv.maximintegrated.com/package_dwgs/21-0429.PDF), generated with kicad-footprint-generator ipc_noLead_generator.py Texas instruments QFN Package, datasheet: https://www.ti.com/lit/ds/symlink/tpsm53602.pdf Texas Instruments, DSBGA, 1.36x1.86mm, 12 bump 3x4 (area) array, NSMD pad definition, 1.468x0.705mm, 8 Ball, 2x4 Layout, 0.5mm Pitch, http://www.ti.com/lit/ds/symlink/ts3a24159.pdf Texas Instruments, DSBGA, area grid, NSMD pad definition Appendix A BGA 1156 1 RF1157 RF1158 Virtex-7 BGA, 42x42 grid, 42.5x42.5mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=289, NSMD pad definition (http://www.ti.com/lit/ml/mpbg674/mpbg674.pdf.

New Pull Request