Labels Milestones
BackLICENSE Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/drill_report.rpt Normal file View File MK_VCO_RADIO_SHAEK_W_PARTS.diy Executable file View File 3D Printing/Tools/Eurorack_Nut_Driver_8mm.stl Executable file View File Schematics/shaek_try_1.diy Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.pretty/precadsr-panel-art.kicad_mod Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-PasteBottom.gbp Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Trimmer_Pot_Hole.kicad_mod Normal file Unescape Schematics/SynthMages.pretty/SOCKET_3_PIN_HEADER_NORMAL.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/C_Disc_D3.0mm_W1.6mm_P2.50mm.kicad_mod Normal file Unescape ``` git clone --recurse-submodules git@github.com:holmesrichards/precadsr.git ``` 4d5fa6d903 Delete 'Panels/futura medium condensed bt.ttf 935360b933 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png' d48d677c91 Delete '3D Printing/Panels/AD&D 1e spell names rendered as raster using Filmoscope Quentin font face is not included in repo Latest commits for file Images/befaco_vcadsr.png Add befaco image for inspo Add befaco image for inspo Compare 15 commits » created pull request 'pcb_finalization' (#1) from bugfix/10hp into main 3d279dd88c Finish schematic, add PDF Finish schematic, add PDF Compare 3 commits » created pull request 'More schematics' (#3) from schematic into main pull from: pcb_finalization merge into: synth_mages:main Schematics/Unseen Servant/Unseen Servant_counter_board_noncanonical.kicad_prl Normal file Unescape Schematics/SynthMages.pretty/eurorack_rail_hole.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/analogoutput_12mm.kicad_mod Normal file Unescape Schematics/OttosIrresistableDance/OttosIrresistableDance.kicad_pro Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: merged pull request 'Put title box in PDF export' (#4) from schematic into main Merge pull request 'pcb_finalization' (#1) from pcb_finalization into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/2 From 972d8b1e0797912e848110b19e1af10ed411bbbb Mon Sep 17 00:00:00 2001 Subject: [PATCH] Update Schematics/schematic_bugs_v1.md b2f0340111348a8deafde0ffe244939fe4eeb6b7 add pic add pic Schematics/bad_trace_v1.jpeg | Bin 0 -> 138868 bytes Docs/precadsr_bom.md | 3 * https://www.digikey.com/en/products/detail/bourns-inc/PTL30-15R0-103B1/3781301 (red B10K) and https://www.digikey.com/en/products/detail/bourns-inc/PTL30-15O0-105A2/7314942 (orange A1M *** The first two groups should be 1. // @todo Refactor the top_rounding() operation faster. Everything else is already fast enough to navigate fluently in preview mode. * @todo.
New Pull Request