3
1
Back

Ref="R29" Part="1" AR Path="/607ED812/60970E37" Ref="S3" Part="1" AR Path="/60A9C088" Ref="R?" Part="1" AR Path="/609384DB" Ref="#FLG?" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG03" Part="1" AR Path="/60C3833D" Ref="R?" Part="1" AR Path="/60B160FF" Ref="J?" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG0102" Part="1" AR Path="/607ED812/60802B98" Ref="R29" Part="1" AR Path="/607ED812/60C38343" Ref="R22" Part="1" From 3d279dd88cba890e1ff05b6fd01cb5480b1f325e Mon Sep 17 00:00:00 2001 Subject: [PATCH] Change transistor footprint to inline_wide, fix DRC ground plane 56529bef3a0c7d0b31cfccd6b6ce971fb35b4e9c Updates from real TL0x4s d12ec1f19bbae8f01395e4c76a152d3d4ce7a3d4 Align panel to integer pseudo-origin, remove testing text.

New Pull Request