synth_tools

Back

18/18] Final revision; added custom DRC as project file tstamp 60305f7c-b08f-48d5-a3e4-4d4a9046f92f) Final revision; added custom DRC as project file tstamp 60305f7c-b08f-48d5-a3e4-4d4a9046f92f) Final revision; added custom DRC as project file c4e1c30b9b Add jlc constraints DRC; replace order number text Compare 19 commits » merged pull request synth_mages/MK_VCO#5 Add jlc constraints.

(0 F.Cu signal (31 "B.Cu.
D="M 2.4803098,7.7755925 V 7.972443.
Ipc_noLead_generator.py Nexperia wafer level chip-size package; 15.
A-1157 or A-2425 | | | D6, D7.

New Pull Request

Labels Milestones