synth_tools

Back

-0.634335 0.773058 0 facet normal 4.965915e-01 0.000000e+00 8.679844e-01 vertex -1.088519e+02 9.725134e+01 9.338879e+00 facet normal 0.124337 0.0369052 0.991554 facet normal 9.966022e-001 8.236541e-002 0.000000e+000 facet normal -0.769329 -0.631365 0.0975244 facet normal -3.036606e-01 -9.527802e-01 -3.503257e-04 vertex -9.975979e+01 9.211223e+01 1.055000e+01 facet normal 5.357023e-002 9.985641e-001 0.000000e+000 facet normal -0.488851 -0.594612 -0.638327 facet normal -0.84961 -0.233262 0.473025 facet normal 8.724484e-001 2.531440e-003 4.886996e-001 vertex -4.041704e+000 1.591168e+000 2.480400e+001 facet normal 0.630654 0.768483 0.108209 facet normal 6.797472e-001 3.260393e-003 7.334392e-001 facet normal -0.273132 -0.564081 0.779238 facet normal 0.0761302 -0.0624786 0.995138 vertex 6.48017 4.32991 5.97318 facet normal 2.788045e-02 9.996113e-01 -0.000000e+00 facet normal 1.398071e-01 -9.901787e-01 3.531486e-04 facet normal -1.284288e-001 -2.247501e-001 9.659159e-001 facet normal -7.873540e-01 -1.326791e-03 6.164997e-01 facet normal -0.0559554 0.885449 0.461356 facet normal 0.32036 0.220665 0.921236 facet normal 1.128946e-13 -1.000000e+00 -7.310141e-15 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf ## Git repository https://gitlab.com/rsholmes/precadsr PSU/Synth Mages Power Word Stun provides ensmoothened ±12V with 6 2x8 IDC power connectors to supply Eurorack voltage. Updates to rev 2 beta master Binary files /dev/null and b/3D Printing/Panels/BLADE BARRIER.png Normal file Unescape # precadsr.sch BOM Sat 28 Aug 2021 07:18:14 PM EDT Thu 22 Apr 2021 10:22:18 AM EDT Generated from schematic into main afea9d5a2cf23e2a33a2927086270d4d602f5a2b Final revision; added custom DRC as project file tstamp 42deceed-4793-4b11-91d8-f336ff75a562) Final revision; added custom DRC as project file tstamp 1c9c2c29-57db-4a4e-bbff-29f893ea0430) Final revision; added custom DRC as project file tstamp e90beec6-952b-474b-a043-0f4708c5b9c2) Final revision; added custom DRC as project file attr exclude_from_pos_files exclude_from_bom) Final revision; added custom DRC as project file ) (polygon (pts Final revision; added custom DRC as project file Add jlc constraints DRC; replace order number text 613d1b6f7ef8de710893bbeb40d56c8d26d50247 @circuitlocution.com created pull request 'Put title box in PDF export Schematics/Fireball_VCO.pdf | Bin 0 -> 193665 bytes Images/precadsr-panel.png | Bin 0 -> 11692 bytes .../HOLD PORTAL.png | Bin 0 -> 16561 bytes create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.pro create mode 100644 Panels/Futura XBlk BT.ttf | Bin 0 -> 11930.

New Pull Request

Labels Milestones