3
1
Back

0.5P (https://www.onsemi.com/pub/Collateral/511AT.PDF On Semiconductor, SIP-38, 9x7mm, (https://www.onsemi.com/pub/Collateral/AX-SIP-SFEU-D.PDF#page=19 8-Lead Plastic DFN (3mm x 3mm) (see Linear Technology DFN_12_05-08-1725.pdf DE/UE Package; 12-Lead Plastic Micro Small Outline (SSO/Stretched SO), see https://www.vishay.com/docs/83831/lh1533ab.pdf SSO Stretched SO SOIC 1.27 16 12 Wide 16-Lead Plastic DFN (7mm x 4mm) (see Linear Technology DFN_8_05-08-1702.pdf 8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x0.9 mm Body [TQFP] (see Microchip Packaging Specification 00000049BS.pdf 44-Lead Plastic Thin Shrink Small Outline Package (MS) [MSOP], variant of 10-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils 12-lead surface-mounted (SMD) DIP package, row spacing 5.25 mm (206 mils), body size (see https://www.omron.com/ecb/products/pdf/en-a6h.pdf SMD 10x-dip-switch SPST , Piano, row spacing 8.61 mm.

New Pull Request