3
1
Back

0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 ============================================================= Total unplated holes count 16 Latest commits for file Schematics/SynthMages.pretty/6.3mm_NPTH_MAXJLCPCB.kicad_mod Latest commits for file VCO_MANUAL_v2.pdf 2015-02-23 19:36:11 -0800 08c0726655 2015-02-23 04:32:30 -08:00 main arrasta/README.md 0 lines From a3d4f2b82eccdd8d29ef9e5db4743697c1bc34dd Mon Sep 17 00:00:00 2001 Subject: [PATCH] rm old format files 4 files changed, 37 deletions(- delete mode 100644 Schematics/Luthers_Perfboard.pdf From aa68d7a21dc81e7382706897022ddc81b9f5db22 Mon Sep 17 00:00:00 2001 Subject: [PATCH] More layout updates Delete 'Panels/futura medium condensed bt.ttf' Panels/futura medium bt.ttf From 4d5fa6d9031cd3c77276604f864cee7dad9fcfbf Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finished PCB, passes all passable DRCs Show-stopping bugs needing bodges: Errant connection between R25.

New Pull Request