synth_tools

Back

| Resistor | | Tayda | A-1531 or A-557 | synth_tools/Schematics/SynthMages.pretty/Micro SPDT (3 pin).kicad_mod footprint "Micro SPDT (3 pin)" (version 20221018) (generator pcbnew Docs/precadsr_bom.md Normal file View File PSU/PSU.md Executable file View File main precadsr/.gitignore 58 lines # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Pcbnew *.ses # Exported BOM files *.xml *.csv # KiCad backups folders Hardware/PCB/precadsr/precadsr.kicad_pro Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_16mm_Single_Vertical.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Molex_KK-254_AE-6410-03A_1x03_P2.54mm_Vertical.kicad_mod Normal file Unescape // pots (all p160s): /* [Default values] */ // // for spherical indentations, set the quantity, quality, size, and adjust the placement // these two come directly from kicad hole_right = hole_left + 78.5; footprint "eurorack_rail_hole" (version 20221018) (generator pcbnew From 9e737342d7e56a91174c28b715d1c4beaf83a3b9 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add design rules for jlcpcb Add design rules for jlcpcb Add design rules for jlcpcb 9360e76802 Add design rules for jlcpcb Add some perfboard sections, power headers, teardrops checkpoint before getting really weird with WireIt A couple more GND-stitch vias eb8580ef62 Undo converting GND to GND_JMP and fix everything that broke 3583986e89 Finished PCB, passes all passable DRCs Footprint selection, some PCB layout choices From c6741b48f0ef8a6e69ecbca1a47bc4f4b481e2a3 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add schematic, start on PCB 398c2b234c Checkpoint after fixes but before shrinking boards Checkpoint after fixes but before shrinking boards renamed repository from precadsrprecadsr to synth_mages/precadsr From fd8b2dd8a7c07368476bde4f42aea6df4bff239b Mon.

New Pull Request

Labels Milestones