synth_tools

Back

Current step. (10 3D Printing/AD&D 1e spell names in Filmoscope Quentin/MIRROR IMAGE.png create mode 100644 Panels/luther_triangle_vco_quentin_v3_only_art.stl create mode 100644 3D Printing/Rails/36hp_innie.stl Normal file View File 3D Printing/Cases/Eurorack Modular Case/DSC03777.JPG Executable file View File 3D Printing/Cases/Eurorack Modular Case/20210926_092147.jpg Executable file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x10_P2.54mm_Vertical.kicad_mod Normal file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_Paste.gbr Normal file Unescape module railProfile() { polygon(railProfilePoints); } module make_surface(filename, h) { for (a = [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]) linear_extrude(height=a/h, convexity=10) projection(cut = true) surface(filename, center=true); } 3D Printing/Cases/Eurorack 2-Row/d0689b08d90f6b787384d8519c91dddf_preview_featured.jpg Executable file View File From 4049c4aafe61a54c756e746df9f3a582c255b776 Mon Sep 17 00:00:00 2001 Subject: [PATCH] submodules .gitmodules | 6 Latest commits for file Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod (grid_origin -1.27 106.172 (grid_origin 121.92 119.38 "Notes": "Layer F.Paste" "Notes": "Layer F.Mask" "Notes": "Layer B.Mask" "Notes": "Layer F.SilkS" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer B.Mask" "Notes": "Layer B.Cu" "Notes": "Layer F.SilkS" "Notes": "Layer B.Paste" "Notes": "Layer F.Paste" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Paste" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes unplated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes count 0 Minor layout tweaks merged pull request 'Finish schematic, add PDF Compare 3 commits from pcb_finalization.

New Pull Request

Labels Milestones