Labels Milestones
Back» 33729ec97f More repo cleanup, adopt github .gitignore file # Temporary files fp-info-cache # Netlist files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 16 Not plated through holes: merged pull request synth_mages/MK_SEQ#1 Binary files a/Panels/title_test.stl and b/Panels/title_test.stl differ Latest commits for file Schematics/notes.txt Add notes about wiring SW15 cross-board facet normal 1.950737e-01 9.807885e-01 3.526958e-04 vertex.
New Pull Request