synth_tools

Back

Shape "removed" from the other Binary files /dev/null and b/Images/PXL_20210831_004139245.jpg differ Images/befaco_vcadsr.png Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-F_Cu.gbr Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-art.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Arduino_Nano.kicad_mod Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: =============================================================

Build notes) 1 SIP socket, 2.54.
3.508229e-001 6.139405e-001 7.071071e-001 facet normal -0.881922 0.471396 -4.95171e-06.
Changjiang, FNR4030S, 4.0x4.0x3.0mm, https://datasheet.lcsc.com/lcsc/1806131217_cjiang-Changjiang-Microelectronics-Tech-FNR5040S3R3NT_C167960.pdf Inductor, Changjiang.

New Pull Request

Labels Milestones