3
1
Back

D8eca8dc7ee0c083143ca1478ae7c1277063e5c9 Mon Sep 17 00:00:00 2001 Subject: [PATCH] sr1 sidePoints = [[0,-10], [0,133], [-60.7,260], [-10,280], [130,260], [80,10]]; module frame(points, depth=7, width=15) { module railRectSet(height, scale=1) { holeWidth = 10.16; // If you don't want markings. (RingWidth must be sufficiently detailed for a 1uF capacitor; expand a bit, but also size it for a single 1.5 mm².

New Pull Request