Labels Milestones

Back

Back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes Total unplated holes count.

• Dumb resistor array to.
• Normal 0.000664863 0.116361 -0.993207 vertex.
• 130.25 (end 151.1 122.965737.
• Vertex 9.41211 0 20.0916.

New Pull Request

0 Open 0 Closed

Label

Show archived labels

Use alt + click/enter to exclude labels

All labels No label

Milestone

All milestones No milestones

Project

All projects No project

0 Open 0 Closed

Close

Label

Clear labels

Milestone

No milestone

Projects

Clear projects