synth_tools

Back

To fab on 2024/01/24. From b11a8d31874f2e074879a668b4f6eb5f32915bd6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Update readme Update readme Schematics/SEQ_MANUAL_v2.pdf | Bin 0 -> 140153 bytes create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pro delete mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.kicad_pcb create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_Mask.gbr create mode 100644 Hardware/PCB/precadsr/precadsr.kicad_pro create mode 100644 Docs/precadsr.pdf create mode 100644 Hardware/PCB/precadsr/ao_symbols.dcm create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/DIP-6_W7.62mm_Socket_LongPads.kicad_mod create mode 100644 Schematics/SynthMages.pretty/SOCKET_3_PIN_HEADER_NORMAL.kicad_mod From 5663c8bc865b744661cf82b1abfca64d73c0f2fa Mon Sep 17 00:00:00 2001 Subject: [PATCH] Optional capacitor socket Docs/precadsr_bom.md | 71 Docs/precadsr_layout_back.pdf | Bin 0 -> 38860 bytes Panels/Font files/futura light bt.ttf and /dev/null differ Latest commits for file Fireball/Fireball VCO saw wave core.circuitjs.txt PSU/Synth Mages Power Word Stun.kicad_pro From 720296ca7c6a75e44bd21e28d4f7a15a3feff490 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4.

New Pull Request

Labels Milestones