3
1
Back

2mm) 0.40mm pitch DDB Package; 12-Lead Plastic DFN (3mm x 3mm) (see Linear Technology DFN_16_05-08-1706.pdf DHD Package; 18-Lead Plastic DFN (3mm x 2mm) (see Linear Technology DFN_16_05-08-1706.pdf DHD Package; 18-Lead Plastic DFN (3mm x 2mm) (see Linear Technology DFN_16_05-08-1732.pdf DHC Package; 16-Lead Plastic DFN (2mm x 2mm) (see Linear Technology DFN_12_05-08-1725.pdf DE/UE Package; 12-Lead Plastic DFN (5mm x 4mm) (see Linear Technology DFN_32_05-08-1734.pdf DFN44 8.9x5, 0.4P; CASE 506BU-01 (see ON Semiconductor 506BU.PDF 8-Lead Plastic DFN (3mm x 3mm) (see Linear Technology DFN_12_05-08-1725.pdf DE/UE Package; 12-Lead Plastic Micro Small Outline Package (MS) [MSOP] (see Microchip Packaging Specification 00000049BS.pdf DCB Package 8-Lead Plastic Small Outline (SO), see http://datasheet.octopart.com/OPIA403BTRE-Optek-datasheet-5328560.pdf 4-Lead Plastic Small Outline (SO) - Wide, 5.3 mm Body [LFCSP]; (see https://www.intersil.com/content/dam/Intersil/documents/l72_/l72.10x10c.pdf LFCSP VQ, 24 pin, exposed pad: 4.5x8.1mm, (https://www.infineon.com/cms/en/product/packages/PG-DSO/PG-DSO-12-9/ Infineon PG-DSO 12 pin, exposed pad, thermal vias, DDA0008J (http://www.ti.com/lit/ds/symlink/tps5430.pdf 8-pin HTSOP package with 1.27mm pin pitch, compatible with Korean.

New Pull Request