3
1
Back

496e3e3344 Correcting changed filename in .prl gets jiggy with PCB trace layout created pull request synth_mages/MK_VCO#5

everything done as a full bridge rectifier; could use fewer caps that way main MK_SEQ/Panels/10_step_seq.scad 387 lines // CV out /* [Default values] */ // // this one is easy hole_bottom .

New Pull Request