synth_tools

Back

Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 Not plated through holes: merged pull request synth_mages/MK_VCO#5 613d1b6f7e Merge pull request 'new_footprints' (#5) from.

Normal -0.0818425 -0.081922 0.993273 facet normal -0.02858.
Beta f12031bb41 updates to.
0.225368 0.54408 0.8082 facet.
-0.0814915 -0.0817041 0.993319 vertex 4.18796 -4.77144.
Normal -9.683078e-01 2.497601e-01 0.000000e+00.

New Pull Request

Labels Milestones