3
1
Back

ST WLCSP-90, ST die ID 467, 3.09x3.15mm, 52 Ball, X-staggered 7x5 Layout, 0.4mm Pitch, https://www.ti.com/lit/gpn/ina234 Texas Instruments, DSBGA, area grid, YZR pad definition Appendix A Virtex-7 BGA, 44x44 grid, 45x45mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=93, NSMD pad definition (http://www.ti.com/lit/ds/slas718g/slas718g.pdf, http://www.ti.com/lit/an/snva009ag/snva009ag.pdf Texas Instruments EUS 5 Pin (https://www.jedec.org/sites/default/files/docs/Mo-178c.PDF variant AB), generated with kicad-footprint-generator Soldered wire connection with double feed through strain relief, for 5 times 0.15 mm² wires, reinforced insulation, conductor diameter 1.4mm, outer diameter 3mm, see , script-generated using https://github.com/pointhi/kicad-footprint-generator/scripts/TerminalBlock_Phoenix THT Terminal Block WAGO 236-208, 45Degree (cable under 45degree), 16 pins, dual row female, vertical entry, PN:G125-FVX1005L0X Harwin Gecko Connector, 50 pins.

New Pull Request