3
1
Back

DFN14, 4x4, 0.5P; CASE 505AB (see ON Semiconductor 506CE.PDF DD Package; 14-Lead Plastic DFN (3mm x 2mm) (see Linear Technology DFN_24_05-08-1864.pdf DKD Package; 32-Lead Plastic DFN (2mm x 2mm) (see Linear Technology DFN_16_05-08-1709.pdf DHC Package; 16-Lead Plastic TSSOP (4.4mm); Exposed Pad Variation; (see NXP SSOP-TSSOP-VSO-REFLOW.pdf and sot505-1_po.pdf TSSOP, 8 Pin (https://www.nxp.com/docs/en/data-sheet/TJA1051.pdf#page=16), generated with kicad-footprint-generator ipc_noLead_generator.py QFN, 16 Pin (http://www.thatcorp.com/datashts/THAT_1580_Datasheet.pdf), generated with kicad-footprint-generator Soldered wire connection, for 6 times 2.5 mm² wires, basic insulation.

New Pull Request