3
1
Back

1/2 of V+ (i.e. 6v) but many external clock sources cycle between 0v and 5v max // gate out (j4/j10) // clock in (j2/j11 // casc out (j14/j15 // reset/casc in (j1/j13 // gate out // input sockets surface("FIREBALL VCO.png", center=true, invert=false); Am totally not.

New Pull Request