3
1
Back

OidaR DEF SW_Coded SW 0 20 Y Y 1 F N DEF SW_DPST SW 0 0 Sequencer based on either internal or external clock sources cycle between 0v and 5v max // gate out (j4/j10 // clock in (j2/j11 // casc out (j14/j15) // reset/casc in (j1/j13) // gate out // RESET in // CLOCK in - CV out.

New Pull Request