synth_tools

Back

Two clockwise-most pins, looking from below. Clock rate goes down when resistance goes up, opposite to expectation. Glide fix a5c5ff12ce18fecaaf346f973863d12bf361ac82 Notes from debugging Notes from debugging aac0a4a5b4f604add3c1ccb9d39a8956f2d60f00 More notes Binary files /dev/null and b/3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/PRISMATIC SPHERE.png' 4049c4aafe61a54c756e746df9f3a582c255b776 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/FIREBALL VCO.png differ Binary files /dev/null and b/Images/capsocket.png differ // Gunnerkrigg Court b0f8ee4ade traces added but maybe won't keep main synth_tools/Schematics/SynthMages.pretty/Perfboard_4x12.kicad_mod 86 lines From 3c7abf219614572e87f96c0e195a9732c02e7e99 Mon Sep 17 00:00:00 2001 Subject: [PATCH] edits README.md file again 605f29538db81c6c2eb02428332e653ea5ee7e41 edits README.md file adds README.md file again gets comfier with gitignore and git rm --cache 19116ba39d Apply jlcpcb's design rules, small fixes for those main synth_tools/PSU/PSU.md 5 lines 1e09530d97 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/COLOR SPRAY.png' b4b4641770 VG Cats, via their tumblr rss feed since they don't have one of these should be the same, the other Binary files /dev/null and b/3D Printing/Pot_Knobs/scaled_french_pot.mix differ Binary files /dev/null and b/sr1_full.png differ aac0a4a5b4 Notes from debugging Notes from debugging aac0a4a5b4f604add3c1ccb9d39a8956f2d60f00 More notes cb59d1e9c06865f5bebe8c7ee0afa4859e0766b2 Update Schematics/schematic_bugs_v1.md Latest commits for file Schematics/schematic_bugs_v1.md Update Schematics/schematic_bugs_v1.md Update Schematics/schematic_bugs_v1.md more fixes - Gate out (could normal to TP10, optional) - Casc out 2x Toggle Switches, 2pin: - reset Pots, 3-pin: - Glide In - ~27K to U3-8? No, transistors maybe activate? - Clock Out - 1K to TP5 Latest commits for file Fireball/Fireball.kicad_pro Latest commits for file Schematics/SynthMages.pretty/PinSocket_1x03_P2.54mm_Vertical.kicad_mod From 39468ba64a4f39e10d2654c9320f0499f41d363f Mon Sep 17 00:00:00 2001 Subject: [PATCH] revised README.md to rev 2 beta by adding +5V, and both trigger/gate and CV routing 605f29538d edits README.md file again README.md | 8 "active_layer_preset": "All Copper Layers", re-re-remove the mysterious extra trace Binary files a/Schematics/SEQ_MANUAL_v2.pdf and b/Schematics/SEQ_MANUAL_v2.pdf differ From 9060b76361734f9abf9a1c676dd9110e9ced917b Mon Sep 17 00:00:00 2001 From 1a5b794ab9bac64e7d0bb61780efe97d27a2e668 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Align panel to PSU PCB (will affect choice of sitching hardware). Consider aesthetics and prcticality of stand-offs from front panel. Opportunities abound for aesthetic choices. Determine appropriate stand-off hardware for connecting front panel candidates v1 and v2

Added schmancy pcb for v2 front panel 82024e96c9 updated C14 footprint, traces, groundplane 2cbdb94ba9 updated C5 footprint & tracing; schematic annotation update with full threaded nose and fishtail PCB pins, https://www.neutrik.com/en/product/nmj6hfd4 M Series.

New Pull Request

Labels Milestones