3
1
Back

Formatting 2c2abd8837 checkpoint before getting really weird with WireIt A couple more GND-stitch vias eb8580ef62 Undo converting GND to GND_JMP and fix everything that broke 3583986e89 Finished PCB, passes all passable DRCs created pull request 'new_footprints' (#5) from new_footprints into main ... Finish schematic, add PDF Fix for component clearance, panel thickness from printer realities L1 2 keahS oidaR 32ded0979b Fix rail clearance issues, make all power traces large Added input resistor for sync; placed everything on PCB with exploratory 8hp layout 2dd0b8c0c736720a0b064bbe1304dc9562beb260 Latest commits for file Schematics/bad_trace_v1.jpeg add pic 2118197c1e2cab02a4a0c4b6381e9d7946ff4f12 move bugs to md file to be fixed elsewhere Merge issues to be even for the Adafruit Feather 32u4 FONA Footprint for SSR made by running the Program). Whether that is.

New Pull Request