Labels Milestones
Back3.865799e+000 2.470218e+001 facet normal 3.893393e-001 9.210944e-001 -0.000000e+000 vertex 4.695738e+000 5.269281e+000 2.496000e+001 vertex -4.056728e+000 5.738834e+000 9.983999e+000 vertex 4.427276e+000 5.493920e+000 1.747200e+001 facet normal 0.156321 0.0122986 0.98763 facet normal -0.954699 -0.292521 0.0546087 facet normal 0.625115 0.33413 0.7054 facet normal -0.0700998 0.0433039 0.9966 vertex 0 7.34398 6.86102 vertex -0.0206242 7.34599 6.86125 facet normal -0.103805 -0.261456 0.959617 vertex -4.83683 -4.97711 6.93683 facet normal 8.379958e-001 5.456766e-001 0.000000e+000 facet normal 0.920058 0.090613 0.38116 facet normal -0.181187 -0.338901 0.92321 vertex -8.29927 3.47343 3.82299 vertex 0 9.46879 3.54602 facet normal 0.532813 0.843303 0.0703594 vertex -0.632644 -8.44206 17.8205 facet normal -9.907067e-001 -4.411429e-003 1.359439e-001 facet normal 0.0694492 -0.705407 0.705392 facet normal -1.406495e-14 -1.000000e+00 3.330513e-15 facet normal -3.186776e-03 2.102350e-03 -9.999927e-01 vertex -1.068490e+02 9.725134e+01 1.020704e+01 vertex -1.071353e+02 9.695134e+01 1.020733e+01 facet normal -0.0814915 -0.0817041 0.993319 vertex -4.77321 -4.19228 7.82455 facet normal 3.472661e-15 -2.508225e-15 1.000000e+00 facet normal -4.877160e-001 8.337559e-001 2.588130e-001 facet normal 0.367398 -0.92475 0.0992818 vertex 4.25779 -9.04827 0 facet normal 0.0458155 0.920076 0.389052 vertex 0.938256 -7.25237 7.41914 facet normal 0.172853 -0.0221096 0.984699 vertex -7.39621 0.0908976 6.86711 vertex 7.40505 0 6.86814 facet normal 0.0895168 -0.0427047 0.995069 vertex 7.29364 3.51243 19.9509 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 3d279dd88c Finish schematic, add PDF' (#2) from schematic into main ... Add notes about UX component wiring initial notes for v1 build Latest commits for file Envelope/Envelope.kicad_sch master PSU/Synth Mages Power Word Stun Panel.kicad_pro Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-B_Paste.gbr Normal file.
New Pull Request