synth_tools

Back

Once - Pause CV In Latest commits for file Schematics/SynthMages.pretty/6.3mm_NPTH_MAXJLCPCB.kicad_mod Latest commits for file Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod (grid_origin -1.27 106.172 (grid_origin 121.92 119.38 "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer B.Mask" "Notes": "Layer B.Paste" "Notes": "Layer B.Mask" "Notes": "Layer F.SilkS" "Notes": "Layer B.Paste" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes count 16 ============================================================= Total unplated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file View File 3D Printing/Cases/Eurorack 2-Row/eurorack_2row_power_supply_base.stl Executable file Unescape Hardware/PCB/precadsr/ao_tht.pretty/SolderWirePad_1x01_Drill0.8mm.kicad_mod Normal file View File 3D Printing/Rails/36hp_outie.stl create mode 100644 Panels/futura medium condensed bt.ttf ec09111f77 Futura BT font files ... Delete 'Panels/futura medium condensed bt.ttf' Delete 'Panels/Futura XBlk BT.ttf' Panels/Futura XBlk BT.ttf differ Binary files /dev/null and b/Images/IMG_6777.JPG differ Binary files /dev/null and b/Schematics/bad_trace_v1.jpeg differ Panels/luther_triangle_vco_quentin_v4.scad Normal file Unescape "Name": "Top Silk Screen" "Name": "Top Solder Paste" "Name": "Top Silk Screen" Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/DIN5.kicad_mod Normal file View File 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/UNSEEN SERVANT.png' 8de432ba46 Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/HOLD PORTAL.png From dcaec240831d28b722a7d7988287c76a1461e439 Mon Sep 17 00:00:00 2001 Subject: [PATCH] submodule doc From 13c8bcac477b612d33e1b1cfe89a6f9adc0a8935 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Move LED resistors checkpoint after roughing out middle PCB Binary files /dev/null and b/3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/MAGIC MISSILE VCF.png (rev "2 beta" (attr exclude_from_pos_files exclude_from_bom (group "" (id 17a7121e-b68e-480a-a63e-d9064ffac0d1 Latest commits for file Schematics/SynthMages.pretty/Switch.lib Latest commits for file Docs/precadsr_bom.md abc39a50d6 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin' Notes about component heights, swapping rotary and toggle.

New Pull Request

Labels Milestones