3
1
Back

151.1 118 (end 154.3475 126.213237 (end 156.1525 127.069999 (end 182.5 78.5 (end 151.1 122.965737 (end 157.807501 128.725 (end 171.055 130.305 (end 187.6 115 (end 171.7525 112.123666 (end 165.04 116.050001 (end 165.25 115.840001 (end 165.04 121.975 (end 171.953606 129.605 (end 177.75 128.75 (end 179.1 131.75 (end 162.85 122.845 (end 163.5 122.5 (end 164 122 (end 165.04 116.050001 (end 165.25 115.840001 (end 165.04 121.975 (end 168.85 106.357184 (end 178.35 116.75 (end 156 77.5 (end 166.8125 79.25 (end 188.1 115 (end 187.6 114.5 (end 155.5975 110.1525 (end 177.6375 76.4625 (end 187 71 (end 189.3 116.7 (end 189.1 80.55 (end 185.6975 111.25 (end 189.3 116.7 (end 189.1 111 (end 187.35 111.25 (end 189.1 111 (end 187.35 111.25 (end 166.31 121.975 (end 154 117.79 (end 165.75 123.4475 (end 176.5025 128.75 (end 166.4475 128.75 (end 165.75 119.5 (end 170.12 123.37 (end 171.75 127.0525 (end 170.12 117.025 (end 174.9025 119.65 (end 171.370001 119.25 (end 170.12 121.975 (end 171.953606 129.605 (end 170.373606 128.025 (end 160.9725 128.025 (end 160.9725 128.025 (end 160.9725 128.025 (end 171.39 117.999999 (end 171.5025 114 (end 171.890001 118.5 (end 174.5025 115.5 (end 172.66 122.66 (end 170 133.1525 (end 185 130.75 (end 172.66 117.025 (end 169.1 85 (end 154.3475 126.213237 (end 156.1525 129.5 (end 156.1525 129.5 (end 160.35 131.75 (end 153.1525 126.5 (end 154.5975 126.75 (end 168.90625 113.5375 (end 168.6 116.775 (end 180.75 128.5 (end 169.475 128.725 (end 168.85 124.8625 (end 158.25 123.75 (end 169.25 119.5 (end 171.75 125 (end 164.22 117.1225 (end 164.22 117.1225 (end 164.22 117.1225 (end 164.22 117.1225 (end 164.22 117.97 (hatch edge 0.5 "name": "Grouped By Value", (offset 0.762) hide (end 1.016 2.54 (end -1.016 -2.54 (offset 0) hide From 5a4d5850276107dae545a96ba13aec19af1bdbba Mon Sep 17 00:00:00 2001 Subject: [PATCH] Change transistor footprint to inline_wide, fix DRC ground plane 5e32fb4fc0953f2a10f8dc9cf7a0a3653bcbf4f2 @circuitlocution.com created pull request 'Finish schematic, add PDF' (#2) from schematic into main afea9d5a2c Final revision; added custom DRC as project file new_footprints Added hard sync to schematic, laid out PCB with exploratory 8hp layout 0d370a24cdcaf6d3fd7f0316855522b79df0fe9a 3583986e89 Finished PCB, passes all passable DRCs .../Unseen Servant/Unseen Servant.kicad_pro | 40 .../Unseen Servant/Unseen Servant.kicad_pro | 40 .../Unseen Servant/Unseen Servant.kicad_prl | 75 Panels/FireballSpell_Large_bw.png.svg | 57 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x08_P2.54mm_Vertical.kicad_mod delete mode 100644 Hardware/Panel/precadsr_panel_al/sym-lib-table create mode 100644 Docs/precadsr_bom.md create mode 100644 3D Printing/Panels/AD&D 1e spell names.

New Pull Request