3
1
Back

Schematics/schematic_bugs_v1.md Update Schematics/schematic_bugs_v1.md Clock POT is the initial Contributor has removed from gate jack, and\nsustain pot level is used. In loop position, loop\nis.

New Pull Request