synth_tools

Back

Unescape Hardware/PCB/precadsr_Gerbers/precadsr-F_SilkS.gbr Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/CP_Radial_D5.0mm_P2.00mm.kicad_mod Normal file View File 3D Printing/Rails/36hp_outie.stl | Bin 0 -> 146728 bytes Images/IMG_6771.JPG | Bin 12821 -> 0 bytes Binary files /dev/null and b/3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/BLADE BARRIER.png' abc39a50d6580d276015bcd974580f199a987534 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/HOLD PORTAL.png differ Binary files /dev/null and b/KICKDRUM_MANUAL.pdf differ Binary files /dev/null and b/Panels/FireballSpellVertSmaller.png differ Binary files a/3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/PRISMATIC SPHERE.png and /dev/null differ QuentinEF.ttf Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/TerminalBlock_dinkle_pluggable_2_P5.00mm.kicad_mod Normal file View File Hardware/PCB/precadsr/precadsr.xml Normal file View File Docs/precadsr_layout_front.pdf Normal file View File Images/retrigger.png Normal file View File Latest commits for file Schematics/MK_VCO_RADIO_SHAEK_W_PARTS.diy main MK_VCO/Panels/Font files/futura medium condensed bt.ttf differ Binary files a/3D Printing/AD&D 1e spell names in Filmoscope Quentin' b96c823428337e1169ae4a0f1d50e46562744447 Add '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/PRISMATIC SPHERE.png and /dev/null differ # 2-layer, 1oz copper condition "A.Type == 'track' && B.Layer == 'Edge.Cuts'")) # drill/hole size condition "A.Type == 'via'" (condition "A.Type == 'via'" (condition "A.Type == 'track' && B.Type == 'track'" ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 11:11:04 2021 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 11:11:04 2021 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:40:31 2021 ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 Not plated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] tracks the ratsnest and compactifies the power subsystem tracks the ratsnest and compactifies the power 2 From 9e7b04561b8893062b3378503805ddd100c7260f Mon Sep 17 00:00:00 2001 Subject: [PATCH] Initial kicad, images, gitignore for kicad backups .gitignore | 2 Examples/EG_MANUAL.pdf | Bin 0 -> 2510902 bytes create mode 100644 Schematics/SynthMages.pretty/PinSocket_1x03_P2.54mm_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/TO-92_Inline_Wide.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W7.2mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod delete mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_Mask.gbr create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD902F-40-00D_Dual_Vertical_CircularHoles_centered.kicad_mod delete mode 100644 Schematics/SynthMages.pretty/SOCKET_2_PIN_Header.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PPTC_RXEF025.kicad_mod create mode 100644 Panels/luther_triangle_10hp.stl create mode 100644 .gitattributes Latest commits for file PSU/psu.diy Add PSU Latest commits for file README.md Latest commits for file Schematics/Rampage_V1_4_Sch.pdf Latest commits for branch hard_sync Merge pull request 'Finish schematic, add.

New Pull Request

Labels Milestones