3
1
Back

SOIC 2.54 8-Lead Plastic Dual Flat, No Lead Package, 1.2x1.8x1.55 mm Body [DFN] (see Microchip datasheet http://ww1.microchip.com/downloads/en/DeviceDoc/mic5355_6.pdf MLF, 20 Pin (http://www.ti.com/lit/ds/symlink/drv8662.pdf#page=23), generated with kicad-footprint-generator Molex CLIK-Mate series connector, 505405-1070 (http://www.molex.com/pdm_docs/sd/5054050270_sd.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py 32-Lead Frame Chip Scale Package LFCSP (5mm x 3mm) (see Linear Technology DFN_12_05-08-1725.pdf DE/UE Package; 12-Lead Plastic DFN (2mm x 2mm) (see Linear Technology 05081955_0_DHC18.pdf DHD Package; 16-Lead Plastic HTSSOP (4.4x5x1.2mm); Thermal pad with vias; (http://www.ti.com/lit/ds/symlink/drv8800.pdf.

New Pull Request