3
1
Back

Exposed pad (https://www.infineon.com/cms/en/product/packages/PG-DSO/PG-DSO-20-32/ Infineon SO package 20pin, exposed pad 8-Lead Plastic DFN (5mm x 5mm) (see http://www.everspin.com/file/236/download DFN8 2x2, 0.5P (https://www.onsemi.com/pub/Collateral/511AT.PDF On Semiconductor, SIP-38, 9x7mm, (https://www.onsemi.com/pub/Collateral/AX-SIP-SFEU-D.PDF#page=19 8-Lead Plastic Dual Flat, No Lead Package (8E) - 4x4x0.9 mm Body [DFN-S] (see Microchip Packaging Specification 00000049BS.pdf 20-Lead Plastic Thin Shrink Small Outline Package (MS) [MSOP], variant of 10-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils), Socket 10-lead though-hole mounted DIP package, row spacing 11.48 mm (451 mils 18-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils), body size 9.78x17.42mm (see e.g. Https://www.ctscorp.com/wp-content/uploads/219.pdf), SMD, LowProfile, JPin SMD 2x-dip-switch SPST , Slide, row spacing 15.24 mm (600 mils 40-lead surface-mounted (SMD) DIP package, row spacing 7.62 mm (300 mils), LongPads 28-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils), body size 9.78x9.8mm (see e.g. Https://www.ctscorp.com/wp-content/uploads/206-208.pdf 12x-dip-switch SPST , Slide, row.

New Pull Request