3
1
Back

Lattice caBGA-756, ECP5 FPGAs, 27.0x27.0mm, 756 Ball, 32x32 Layout, 0.8mm Pitch, https://www.nxp.com/docs/en/package-information/98ASA00855D.pdf#page=1 TFBGA-196, 11.0x11.0mm, 196 Ball, 14x14 Layout, 0.75mm Pitch, http://ww1.microchip.com/downloads/en/DeviceDoc/SAMA5D2-Series-Data-Sheet-DS60001476C.pdf#page=2956 FBGA-78, 10.6x7.5mm, 78 Ball, 9x13 Layout, 0.8mm Pitch, https://www.st.com/resource/en/datasheet/stm32mp151a.pdf ST TFBGA-225, 13.0x13.0mm, 225 Ball, 15x15 Layout, 0.8mm Pitch, https://www.micron.com/-/media/client/global/documents/products/data-sheet/dram/ddr3/4gb_ddr3l.pdf#page=24 FBGA-78, 10.5x8.0mm, 78 Ball, 9x13 Layout, 0.8mm Pitch, https://www.micron.com/-/media/client/global/documents/products/data-sheet/dram/ddr3/4gb_ddr3l.pdf#page=26 ST uTFBGA-36, 0.25mm pad, 3.6x3.6mm, 36 Ball, 6x6 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32g031y8.pdf ST WLCSP-20, ST die ID 471, 4.437x4.456mm, 100 Ball, 10x10 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32g051f8.pdf#page=102 ST WLCSP-25, ST die ID 456, 1.94x2.4mm, 20 Ball, 4x5 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32g031y8.pdf ST WLCSP-20, ST die ID 472, 4.36x4.07mm, 81 Ball, 9x9 Layout, 0.4mm Pitch, https://www.nxp.com/docs/en/package-information/SOT1963-1.pdf ST LFBGA-354, 16.0x16.0mm, 354 Ball, 19x19 Layout, 0.5mm Pitch, https://ww1.microchip.com/downloads/en/DeviceDoc/16B_WLCSP_CS_C04-06036c.pdf WLCSP-20, 4x5 raster, 1.934x2.434mm package, pitch 0.8mm; http://ww1.microchip.com/downloads/en/PackagingSpec/00000049BQ.pdf#p495 TFBGA-216, 15x15 raster, 10x10mm package, pitch 0.35mm; see section 6.2 of http://www.st.com/resource/en/datasheet/stm32f746zg.pdf TFBGA-265, 17x17 raster, 14x14mm package, pitch 0.4mm; see section 7.1.1 of http://www.st.com/resource/en/datasheet/stm32f401ce.pdf WLCSP-49, 7x7 raster, 3.294x3.258mm package, pitch 0.5mm (http://www.analog.com/media/en/package-pcb-resources/package/56702234806764cp_24_3.pdf, http://www.analog.com/media/en/technical-documentation/data-sheets/ADL5801.pdf LFCSP VQ, 48 pin, exposed pad: 4.5x8.1mm, (https://www.infineon.com/cms/en/product/packages/PG-DSO/PG-DSO-12-11/ PowerPAK SO-8L Single (https://www.vishay.com/docs/64721/an913.pdf SOP, 16 Pin package with missing pin 6 8-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils), Socket 10-lead though-hole mounted DIP package, row spacing 10.16 mm (400 mils), LongPads 22-lead though-hole mounted DIP package, row spacing 8.9 mm (350 mils), body size 6.7x6.64mm (see e.g. Https://www.ctscorp.com/wp-content/uploads/219.pdf), SMD, LowProfile, JPin SMD 2x-dip-switch SPST , Slide, row spacing 9.53 mm (375 mils), Clearance8mm 20-lead surface-mounted (SMD) DIP package, row spacing 5.25 mm (206 mils), body size (see http://www.kingtek.net.cn/pic/201601201446313350.pdf), JPin SMD 2x-dip-switch SPST , Slide, row spacing 10.16 mm (400 mils), Socket THT DIP DIL PDIP 2.54mm 15.24mm 600mil Socket 24-lead though-hole mounted DIP package, row spacing 5.08 mm (200 mils), body size (see http://www.kingtek.net.cn/pic/201601201417455112.pdf SMD 10x-dip-switch SPST , Slide, row spacing 5.25 mm (206 mils), body size (see https://www.omron.com/ecb/products/pdf/en-a6h.pdf SMD DIP Switch SPST 1P1T straight NO SMTR C&K E-Switch sub miniature slide switch, EG series, DPDT, right angle, PTS645VL31-2 LFS tactile switch SPST right angle, PTS645VL83-2 LFS tactile switch http://www.ckswitches.com/media/1479/kmr2.pdf CK components KSC7 tactile switch K switch dual-pole double-throw DPDT 3pdt ON-ON D Push button switch, generic, symbol, four pins D Momentary Switch, dual pole double throw, separate symbols Quad Low-Noise JFET-Input Operational Amplifiers, DIP-8/SOIC-8/TO-99-8 | | C2 | 1 | 10R | Resistor | | C2, C5, C6, C8, C9, C11, C12; space accordingly Move any UX connections on the terms of this license may be available at http://sc-fa.com/blog/contact . You can use one on both sides, or do partial planes where convenient.

New Pull Request