3
1
Back

Bin 16369 -> 0 bytes From eb8580ef62e5093762f6f99c41c22539aaadf737 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Checkpoint after tweaking footprints some more, starting over at 14hp cd18ed43dc Added hard sync to schematic, laid out PCB with exploratory 8hp layout Bring in diylc and openscad design main MK_SEQ/Schematics/Unseen Servant/Unseen Servant_counter_board_noncanonical.kicad_pcb Normal file Unescape ## Gated ADSR operation Whatever appears on the v1 board between R25 and R1, probably a result of switching to pcb-mounted panel components version Latest commits for file Synth_Manuals/Module Summaries.ods pushed tag v1.0 to synth_mages/precadsr From fd8b2dd8a7c07368476bde4f42aea6df4bff239b Mon Sep 17 00:00:00 2001 From 5a420f07b2d4222c473ea8c0cf33ef6f8c915115 Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint after roughing out middle PCB checkpoint after roughing out middle PCB Binary files /dev/null and b/VCO_MANUAL_v2.pdf differ 500k Trimpot; tune to 1V out HALF Dot1 Dot2 Dot3 Dot4.

New Pull Request