synth_tools

Back

File b404e3f9c5 Update luther's layout Update luther's layout Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6.

Vishay HVMDIP HEXDIP DirectFET.
Sections 1 through 9.
317907 bytes Images/PXL_20210831_004139245.jpg | Bin 0.
Silkscreen From c4e1c30b9b25348d7c704a6560eec4b96105b036 Mon Sep 17 00:00:00.

New Pull Request

Labels Milestones