3
1
Back

Href="https://gitea.circuitlocution.com/synth_mages/MK_SEQ/commit/d9235591732ea49a85db49010f2aaf63f936f2b3">d9235591732ea49a85db49010f2aaf63f936f2b3 re-re-remove the mysterious extra trace main Add scad for v3.2 Add scad for v3.2 3afa35e4b1 PCB initial layout, no traces }, More tweaks after pro review More tweaks after pro review Apply jlcpcb's design rules, small fixes for those 972e45fb78 Go to file 99b8f1493d More layout updates Delete 'Panels/futura light bt.ttf' Delete 'Panels/futura medium bt.ttf' Panels/futura medium condensed bt.ttf | Bin 0 -> 38860 bytes Panels/futura light bt.ttf | Bin 0 -> 659884 bytes Panels/title_test_22.stl | Bin 292501 -> 0 bytes Latest commits for file Images/PXL_20210831_004139245.jpg.

New Pull Request