Labels Milestones
BackNotes cb59d1e9c06865f5bebe8c7ee0afa4859e0766b2 Update Schematics/schematic_bugs_v1.md Update Schematics/schematic_bugs_v1.md dcaec240831d28b722a7d7988287c76a1461e439 more fixes a5c5ff12ce18fecaaf346f973863d12bf361ac82 From 4d8e233e93a0e0142056dfcbd680a65973bd0ebb Mon Sep 17 00:00:00 2001 Subject: [PATCH 18/18] Final revision; added custom DRC as project file attr exclude_from_pos_files exclude_from_bom) Final revision; added custom DRC as project file afea9d5a2cf23e2a33a2927086270d4d602f5a2b Final revision; added custom DRC as project file Add jlc constraints DRC; replace order number text Add jlc constraints DRC; replace order number text 613d1b6f7ef8de710893bbeb40d56c8d26d50247 @circuitlocution.com created pull request synth_mages/MK_SEQ#1 2666d5803f Footprint selection, some PCB layout choices 4d8e233e93 Add CV in controls the clock oscillilator an external CV-to-pulse-rate module? Is this even useful? - Seven-segment display. Can be done, but requires a lot of wiring and increases risk of noise on power rails. Things best left to external modules: - CV-controlled CV offset module - add a voltage to another voltage. Useful here for pitching up from a base. Update readme Add main pdf a924f97182 Minor layout tweaks Schematics/Fireball_VCO.pdf | Bin 13962 -> 6771 bytes c852e5d6ad Go to file b11a8d3187 Change transistor footprint to inline_wide, fix DRC ground Fireball/Fireball.kicad_pro | 6 master PSU/Synth Mages Power Word.
New Pull Request