Labels Milestones
BackBox in PDF export Merge pull request 'More schematics' (#3) from schematic into main 3d279dd88c Finish schematic, add PDF Features already done: - Internal clock with manual control. Clock in socket with amplifier to handle weaker (<6v) signals - Clock rate (B100k) (not sure yet which 2 pins From 8576ad9482bca9af6d257ece2917df271c37db54 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Use THT electrolytics, finish SMT layout, try on quentin font Schematics/Enlarge/Enlarge.kicad_prl | 77 Fireball/Fireball_panel.kicad_pro | 504 Fireball/fp-info-cache | 23 .../SolderWirePad_1x01_Drill0.8mm.kicad_mod | 19 .../SolderWirePad_1x01_Drill1mm.kicad_mod | 19 }, From 7022ad9ddb43c592e11528a5ae21edf443c088e4 Mon Sep 17 00:00:00 2001 Subject: [PATCH] re-re-remove the mysterious extra trace Add notes about UX component wiring 9f9f6acf76f746b4755da71c07bb656091774052 SMT updates Checkpoint after re-centering sliders, before removing redundant LED resistors checkpoint after roughing out middle PCB Binary files a/Schematics/SEQ_MANUAL_v2.pdf and b/Schematics/SEQ_MANUAL_v2.pdf differ From d74befe391233bd8b162f7f5705c277e04d9b135 Mon Sep 17 00:00:00 2001 Subject: [PATCH] revised README.md to rev 2 beta f12031bb41 updates to rev 2 beta edits README.md file again 8976a63dc0 edits README.md file again edits README.md file 666c48f795 adds README.md file 666c48f795 adds README.md file 2537badf28 updates led holes to PCB edge 4.9399999999999995mm, see https://disti-assets.s3.amazonaws.com/tonar/files/datasheets/16730.pdf 15-pin D-Sub connector.
- Normal 0.634386 0.773016 -0.
- 3.0x2.0mm^2, 2 pins, http://www.kingbright.com/attachments/file/psearch/000/00/00/L-47XEC(Ver.9A).pdf LED.
- -0.548096 vertex 0.4 3.34543 14.8152 vertex.
- Vertex 5.7099 5.7099 5.88782 facet.
- CHK, EI48, 8VA, 1x Sec, http://www.eratransformers.com/product-detail/18 Trafo.