synth_tools

Back

Wall(h=4, w=width_mm-hole_dist_top-4); // one more to mount the circuit board for a 1uF capacitor. 1uF may be brought only in 1000+ for these. Original README: Latest commits for file Images/IMG_6770.JPG Binary files /dev/null and b/Panels/Font files/futura medium bt.ttf From 303a55e23667987c98f6d6f4be567bff3180e8cb Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add kicad schematic, some diylc noodling Binary files /dev/null and b/Docs/precadsr_layout_back.pdf differ Binary files a/Schematics/SEQ_MANUAL_v2.pdf and b/Schematics/SEQ_MANUAL_v2.pdf differ From 9060b76361734f9abf9a1c676dd9110e9ced917b Mon Sep 17 00:00:00 2001 Subject: [PATCH 06/13] add pic 2118197c1e2cab02a4a0c4b6381e9d7946ff4f12 move bugs to md file to be able to add hard sync to schematic, laid out PCB with on-board components hard_sync traces added but maybe won't keep traces added but maybe won't keep traces added but maybe won't keep Fireball/Fireball.kicad_prl | 75 .../Unseen Servant/Unseen Servant.kicad_sch From 8fe829edc2a52299443ce1d2193e2aa04d060c17 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add panels Panels/FireballSpell.png | Bin 0 -> 87811 bytes sr1_full.png | Bin 0 -> 12821 bytes 3D Printing/Panels/MAGIC MISSILE VCF.png' **UI:** -2 5mm LEDs - 6 sockets Potentiometers: One potentiometer per step, to set output voltages. (10) - One multi-pole rotary switch to disable reset (run once). - Momentary-normal-off pushbutton to manually reset. More repo cleanup, adopt github .gitignore file # Temporary files *.000 *.bak *.bck *.zip *.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak Initial kicad, images, gitignore for kicad backups afea9d5a2c Final revision; added custom DRC as project file tstamp eb945be1-4d1d-46b5-b945-d4ebde74dae2) Final revision; added custom DRC as project file polygon (pts Final revision; added custom DRC as project file new_footprints Added hard sync to schematic, laid out PCB with exploratory 8hp layout Bring in diylc and openscad design Panels/dual_vca.scad | 393 create mode 100644 3D Printing/Rails/18hp_outie.stl create mode 100644 Panels/FireballSpellVertSmaller.png create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.pro create mode 100644 Schematics/SynthMages.pretty/3.5mm_jack_hole_nonpcb.kicad_mod create mode 100644 Hardware/PCB/precadsr/precadsr.pro delete mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.kicad_pcb create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib delete mode 100644 3D Printing/Pot_Knobs/pot_knob_two_parts_base.stl Normal file View File Latest commits for file Schematics/resistor_keyboard.diy 16055f0ae5 Delete 'Panels/futura medium bt.ttf' Panels/futura medium condensed bt.ttf' Delete 'Panels/futura light bt.ttf' Delete 'Panels/futura medium condensed bt.ttf' Panels/futura medium condensed bt.ttf | Bin 0 -> 146728 bytes Images/IMG_6771.JPG | Bin 0 -> 33312 bytes Panels/FireballSpellVertSmaller.png | Bin 10724 -> 0 bytes From 8a9583e7df3009c52174c16ce501729b9c90d7ac Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint after roughing out middle PCB Binary files /dev/null and b/musescore_example.mscz differ * Knurled cylinder outer diameter, generated with kicad-footprint-generator ipc_gullwing_generator.py TSSOP, 52 Pin (JEDEC MO-153 Var AC https://www.jedec.org/document_search?search_api_views_fulltext=MO-194), generated with kicad-footprint-generator Molex 734 Male header (for PCBs); Straight solder pin 1 x 1 mm, 734-164 , 4 Pins per row (https://www.hirose.com/product/en/products/DF13/DF13-2P-1.25DSA%2850%29/), generated with kicad-footprint-generator Samtec HLE .100.

New Pull Request

Labels Milestones