3
1
Back

Are merged with plated holes unplated through holes: ============================================================= 2cddc4d62d38c9e1b69839f92a19e7915eecbceb formatting caixa bits caixa_sr1.png | Bin 0 -> 138868 bytes Docs/precadsr_bom.md | 4 .../PCB/precadsr_Gerbers/precadsr-B_Mask.gbr | 481 .../PCB/precadsr_Gerbers/precadsr-F_Paste.gbr | 15 .../precadsr_aux_Gerbers/precadsr-B_SilkS.gbr | 1093 .../precadsr-Edge_Cuts.gbr | 30 Schematics/panel_mount_component_sizes.txt | 43 .../PinSocket_1x10_P2.54mm_Vertical.kicad_mod | 43 ...ha_16mm_Long_Pin_Single_Vertical.kicad_mod | 37 ...meter_Alpha_16mm_Single_Vertical.kicad_mod | 37 ...meter_Alpha_16mm_Single_Vertical.kicad_mod | 37 ...meter_Alpha_RA6020F_Single_Slide.kicad_mod | 46 ..._Vertical_CircularHoles_centered.kicad_mod | 46 Hardware/PCB/precadsr/sym-lib-table.

New Pull Request