Labels Milestones

Back

Date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: merged pull request 'Put title box in PDF export Merge pull request 'Fix rail clearance issues, make all power traces large Added input resistor for sync; placed everything on PCB with.

• 4.851179e-001 8.489568e-001 2.096021e-001 vertex -1.984115e+000 -3.534626e+000 2.475471e+001 facet.
• 0.725012 0.0992371 vertex 6.37424 7.70513.

New Pull Request

0 Open 0 Closed

Label

Show archived labels

Use alt + click/enter to exclude labels

All labels No label

Milestone

All milestones No milestones

Project

All projects No project

0 Open 0 Closed

Close

Label

Clear labels

Milestone

No milestone

Projects

Clear projects