3
1
Back

4fd9d8b7bf20541267f941aa2eacb4afbb30ba6a Mon Sep 17 00:00:00 2001 Latest commits for file Docs/precadsr_layout_front.pdf Panels/dual_vca.scad Normal file Unescape Schematics/SynthMages.pretty/POT_2_PIN_Header.kicad_mod Normal file Unescape Schematics/SynthMages.pretty/Jack_3.5mm_QingPu_WQP-PJ398SM_Vertical_CircularHoles_Socket_Centered.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/analogoutput_12mm.kicad_mod Normal file Unescape move bugs to md file to be +1mm between legs -- Don't put R8 so close to R26 -- D36/R47 too close Testing before powering up: Clock In Normal - 1k to U2-8 (AND NOT short to U2-10 Clock Rate - variable resist +6k between U2-8 and U2-9 Reset Sw - when pressed, short +12V and Reset In socket - Reset Socket to U3-3 = capacitor measurement roughly 15nF (has a resistor limiting max drone frequency:
re-re-remove the mysterious extra trace 4c5e03f875a81278be4b8089dd10dd98b0c86e5d Add scad.

New Pull Request