3
1
Back

External clock sources cycle between 0v and 5v max // gate out (j4/j10 // clock in (j2/j11 // casc out (j14/j15 // reset/casc in (j1/j13) // gate out // cv out (j7/j6) // pause (j18/j19 // 10 steps (sw1-sw10) // 1 for.

New Pull Request